

(9) CLAIMS

1. A cellular metal-oxide-semiconductor structure having a plurality of individual field effect transistors, the structure comprising:

a poly-silicon gate construction having a predetermined geometric mesh configuration; and

subjacent each intersection of said mesh, a substantially insulative material plug inter-spaced between adjacent source regions and adjacent drain regions of said structure.

2. The structure as set forth in claim 1 wherein each said plug is fabricated of a material for reducing capacitance between said gate structure and said source regions and said drain regions of said structure.

3. The structure as set forth in claim 1 wherein each said plug has a predetermined geometric shape and dimensions associated with gate length of each of said transistors.

4. The structure as set forth in claim 1 comprising:

each said plug is a field oxide region having a thickness greater than gate oxide thickness for said transistors and extending from said gate structure into a substrate region so inter-spaced between adjacent source regions and adjacent drain of said structure.

5. The structure as set forth in claim 1 comprising:

each said plug is an insulative poly-silicon material layered in the field isolation layer

1        between said gate structure and a surface of said structure containing source regions and  
2        drain regions therein.

3        6.        The structure as set forth in claim 1 comprising:

4                each said plug is a filled shallow trench isolation region extending into a surface of  
5        the structure containing source regions and drain regions therein.

6        7.        A MOSFET array comprising:

7                a semiconductor material having a top surface;

8                a plurality of lateral metal-oxide-semiconductor transistors in a cellular array

9        configuration with respect to said top surface, each of said transistors including a first region  
10       of a geometric gate construction overlying and insulated from the top surface proximate a  
11       transistor channel region between a transistor source region and transistor drain region in  
12       said top surface, said gate construction forming a mesh having a plurality of substantially  
13       identical openings, each of said opening approximating a predetermined geometric shape;  
14       and

15               subjacent each intersection of said mesh, each intersection forming a second region  
16       of the geometric gate construction overlying and insulated from the top surface proximate a  
17       third region of said top surface intervening adjacent source regions and adjacent drain  
18       regions of said transistors, an inherent capacitance-reducing plug.

19       8.        The array as set forth in claim 7 wherein said capacitance-reducing plug is a volume  
20       of oxide.

1        9.        The array as set forth in claim 8, wherein said volume of oxide has a geometric  
2        shape and geometric dimensions substantially conformed to the geometric shape and  
3        geometric dimensions of said intersection.

4        10.       The array as set forth in claim 8 wherein said volume of oxide extends from a bottom  
5        surface of said gate construction into a predetermined depth of said top surface associated  
6        with source region and drain region depth measured from said top surface into said  
7        semiconductor material.

8        11.       The array as set forth in claim 8 wherein said plug is a grown field oxidation material.

9        12.       The array as set forth in claim 7 wherein said capacitance-reducing plug is a filled  
10       shallow trench isolation region.

11       13.       The array as set forth in claim 7 wherein said geometric gate construction is so  
12       isolated from said top surface by a gate oxide layer and said capacitance-reducing plug is a  
13       layer of capacitance-reducing material floating in said gate oxide layer superjacent said top  
14       surface.

15       14.       The array as set forth in claim 7 wherein said geometric gate construction is a poly-  
16       silicon structure having a first doping factor and said capacitance-reducing material is a  
17       poly-silicon layer.

1        15.     The array as set forth in claim 7 wherein said geometric gate construction is a poly-  
2        silicon structure having a first doping factor and said capacitance-reducing material is a  
3        dielectric material.

4        16.     The array as set forth in claim 15 wherein said dielectric material is thicker greater  
5        than said geometric gate construction.

6        17.     A method for increasing switching speed in a MOSFET array wherein said array is  
7        associated with a semiconductor surface layer and includes a geometric gate construction  
8        fabricated of poly-silicon above said surface layer, the method comprising:

9                locating each grid intersection of said geometric gate construction; and

10               subjacent each said intersection, plugging a region separating adjacent MOSFET  
11        source regions and adjacent MOSFET drain regions of the array using a plug material for  
12        reducing capacitance between the poly-silicon forming the grid and said surface layer.

13        18.     A cellular power MOSFET integrated circuit comprising:

14               a semiconductor substrate having a first ion doping type;

15               a surface layer of said substrate;

16               in said surface layer, an active element well having the first ion type doping,

17               an array of MOSFETs including at least one row of source regions and at  
18        least one row of drain regions; superjacent said surface layer, a field isolation layer, having  
19        source and drain electrical connection vias therethrough, a poly-silicon geometric gate  
20        construction, said gate construction forming a grid having a plurality of substantially identical

1 openings of a predetermined geometric shape and dimensions, a gate oxide layer  
2 separating said gate construction from said surface layer; and  
3 a capacitance-reducing plug at each intersection of said grid such that said plugs  
4 are inter-spaced between adjacent source regions of transistor source rows and adjacent  
5 drain regions of transistor drain rows of each row of the array.

6 19. The invention as set forth in claim 18 wherein said plug is a relative thick field oxide.

7 20. The invention as set forth in claim 18 wherein said plug is a dielectric floating gate  
8 construction in said gate oxide layer.

9 21. The invention as set forth in claim 18 wherein said plug is a trench isolation  
10 insulator.

11 22. The invention as set forth in claim 18 wherein said plug a construction formed of one  
12 or more of a relative thick field oxide, a polysilicon floating gate construction in said gate  
13 oxide layer, and a trench isolation material.